



**Contents**

<b>General Descriptions</b> .....	<b>1</b>
<b>1. Absolute Maximum Ratings</b> .....	<b>3</b>
<b>2. Electrical Characteristics</b> .....	<b>4</b>
<b>3. Performance Curves</b> .....	<b>6</b>
<b>3.1 Derating Curves</b> .....	<b>6</b>
<b>3.2 Ambient Temperature versus Power Dissipation Curve</b> .....	<b>6</b>
<b>3.3 MOSFET Safe Operating Area Curves</b> .....	<b>7</b>
<b>3.4 Transient Thermal Resistance Curves</b> .....	<b>9</b>
<b>4. Functional Block Diagram</b> .....	<b>11</b>
<b>5. Pin Configuration Definitions</b> .....	<b>11</b>
<b>6. Typical Application Circuit</b> .....	<b>12</b>
<b>7. Package Outline</b> .....	<b>13</b>
<b>8. Marking Diagram</b> .....	<b>13</b>
<b>9. Operational Description</b> .....	<b>14</b>
<b>9.1 Startup Operation</b> .....	<b>14</b>
<b>9.2 Undervoltage Lockout (UVLO)</b> .....	<b>15</b>
<b>9.3 Bias Assist Function</b> .....	<b>15</b>
<b>9.4 Constant Output Voltage Control</b> .....	<b>15</b>
<b>9.5 Leading Edge Blanking Function</b> .....	<b>16</b>
<b>9.6 Random Switching Function</b> .....	<b>16</b>
<b>9.7 Automatic Standby Mode Function</b> .....	<b>16</b>
<b>9.8 Brown-In and Brown-Out Function</b> .....	<b>17</b>
<b>9.8.1 DC Line Detection</b> .....	<b>17</b>
<b>9.8.2 AC Line Detection</b> .....	<b>18</b>
<b>9.9 Overcurrent Protection Function (OCP)</b> .....	<b>19</b>
<b>9.10 Overload Protection Function (OLP)</b> .....	<b>20</b>
<b>9.11 Overvoltage Protection (OVP)</b> .....	<b>20</b>
<b>9.12 Thermal Shutdown Function (TSD)</b> .....	<b>20</b>
<b>10. Design Notes</b> .....	<b>21</b>
<b>10.1 External Components</b> .....	<b>21</b>
<b>10.2 PCB Trace Layout and Component Placement</b> .....	<b>22</b>
<b>11. Pattern Layout Example</b> .....	<b>24</b>
<b>12. Reference Design of Power Supply</b> .....	<b>25</b>
<b>Important Notes</b> .....	<b>27</b>

## STR-A6000 Series

### 1. Absolute Maximum Ratings

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).

Unless otherwise specified,  $T_A = 25\text{ }^\circ\text{C}$ , 7 pin = 8 pin.

Parameter	Symbol	Test Conditions	Pins	Rating	Units	Remarks
Drain Peak Current <sup>(1)</sup>	$I_{DPEAK}$	Single pulse	8 – 1	1.2	A	A6079M
				1.8		A6059H / 69H / 69HD
				2.5		A6051M / 61H / 61HD
				3.0		A6052M / 62H / 62HD
				4.0		A6053M / 63HD
Avalanche Energy <sup>(2)(3)</sup>	$E_{AS}$		8 – 1	$I_{LPEAK}=1.2A$	mJ	A6079M
				$I_{LPEAK}=1.8A$		A6059H / 69H / 69HD
				$I_{LPEAK}=2A$		A6061H / 61HD
				$I_{LPEAK}=2A$		A6051M
				$I_{LPEAK}=2.2A$		A6062H / 62HD
				$I_{LPEAK}=2.3A$		A6052M
				$I_{LPEAK}=2.5A$		A6063HD
				$I_{LPEAK}=2.7A$		A6053M
S/OCP Pin Voltage	$V_{S/OCP}$		1 – 3	-2 to 6	V	
BR Pin Voltage	$V_{BR}$		2 – 3	-0.3 to 7	V	
BR Pin Sink Current	$I_{BR}$		2 – 3	1.0	mA	
FB/OLP Pin Voltage	$V_{FB}$		4 – 3	-0.3 to 14	V	
FB/OLP Pin Sink Current	$I_{FB}$		4 – 3	1.0	mA	
VCC Pin Voltage	$V_{CC}$		5 – 3	32	V	
MOSFET Power Dissipation <sup>(4)</sup>	$P_{D1}$	<sup>(5)</sup>	8 – 1	1.35	W	
Control Part Power Dissipation	$P_{D2}$		5 – 3	1.2	W	
Operating Ambient Temperature <sup>(6)</sup>	$T_{OP}$		—	-20 to 125	$^\circ\text{C}$	
Storage Temperature	$T_{stg}$		—	-40 to 125	$^\circ\text{C}$	
Channel Temperature	$T_{ch}$		—	150	$^\circ\text{C}$	

<sup>(1)</sup> Refer to 3.3 MOSFET Safe Operating Area Curves

<sup>(2)</sup> Refer to Figure 3-2 Avalanche Energy Derating Coefficient Curve

<sup>(3)</sup> Single pulse,  $V_{DD} = 99\text{ V}$ ,  $L = 20\text{ mH}$

<sup>(4)</sup> Refer to Figure 3-3 Ambient temperature versus power dissipation curve

<sup>(5)</sup> When embedding this hybrid IC onto the printed circuit board (copper area in a 15 mm × 15 mm)

<sup>(6)</sup> The recommended internal frame temperature,  $T_F$ , is 115 $^\circ\text{C}$  (max.)

## STR-A6000 Series

### 2. Electrical Characteristics

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).

Unless otherwise specified,  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{CC} = 18\text{ V}$ , 7 pin = 8 pin.

Parameter	Symbol	Test Conditions	Pins	Min.	Typ.	Max.	Units	Remarks
<b>Power Supply Startup Operation</b>								
Operation Start Voltage	$V_{CC(ON)}$		5 - 3	13.8	15.3	16.8	V	
Operation Stop Voltage <sup>(1)</sup>	$V_{CC(OFF)}$		5 - 3	7.3	8.1	8.9	V	
Circuit Current in Operation	$I_{CC(ON)}$	$V_{CC} = 12\text{ V}$	5 - 3	—	—	2.5	mA	
Startup Circuit Operation Voltage	$V_{ST(ON)}$		8 - 3	—	38	—	V	
Startup Current	$I_{STARTUP}$	$V_{CC} = 13.5\text{ V}$	5 - 3	-3.7	-2.5	-1.5	mA	
Startup Current Biasing Threshold Voltage	$V_{CC(BIAS)}$	$I_{CC} = -100\text{ }\mu\text{A}$	5 - 3	8.5	9.5	10.5	V	
<b>Normal Operation</b>								
Average Switching Frequency	$f_{OSC(AVG)}$		8 - 3	60	67	74	kHz	A60××M
				90	100	110		A60××H / HD
Switching Frequency Modulation Deviation	$\Delta f$		8 - 3	—	5	—	kHz	A60××M
				—	8	—		A60××H / HD
Maximum ON Duty	$D_{MAX}$		8 - 3	77	83	89	%	
Minimum ON Time	$t_{ON(MIN)}$		8 - 3	—	540	—	ns	A60××M
				—	470	—		A60××H / HD
<b>Protection Function</b>								
Leading Edge Blanking Time	$t_{BW}$		—	—	340	—	ns	A60××M
				—	280	—		A60××H / HD
OCP Compensation Coefficient	DPC		—	—	20	—	mV/ $\mu\text{s}$	A60××M
				—	33	—		A60××H / HD
OCP Compensation ON Duty	$D_{DPC}$		—	—	36	—	%	
OCP Threshold Voltage at Zero ON Duty	$V_{OCP(L)}$		1 - 3	0.70	0.78	0.86	V	
OCP Threshold Voltage at 36% ON Duty	$V_{OCP(H)}$	$V_{CC} = 32\text{ V}$	1 - 3	0.81	0.9	0.99	V	
OCP Threshold Voltage in Leading Edge Blanking Time	$V_{OCP(LEB)}$		1 - 3	1.32	1.55	1.78	V	A60××HD
Maximum Feedback Current	$I_{FB(MAX)}$	$V_{CC} = 12\text{ V}$	4 - 3	-340	-230	-150	$\mu\text{A}$	
Minimum Feedback Current	$I_{FB(MIN)}$		4 - 3	-30	-15	-7	$\mu\text{A}$	
FB/OLP pin Oscillation Stop Threshold Voltage	$V_{FB(STB)}$		4 - 3	0.85	0.95	1.05	V	
OLP Threshold Voltage	$V_{FB(OLP)}$		4 - 3	7.3	8.1	8.9	V	
OLP Operation Current	$I_{CC(OLP)}$	$V_{CC} = 12\text{ V}$	5 - 3	—	300	600	$\mu\text{A}$	
OLP Delay Time	$t_{OLP}$		—	54	68	82	ms	

<sup>(1)</sup>  $V_{CC(BIAS)} > V_{CC(OFF)}$  always.

## STR-A6000 Series

Parameter	Symbol	Test Conditions	Pins	Min.	Typ.	Max.	Units	Remarks
FB/OLP Pin Clamp Voltage	$V_{FB(CLAMP)}$		4 – 3	11	12.8	14	V	
Brown-In Threshold Voltage	$V_{BR(IN)}$	$V_{CC} = 32\text{ V}$	2 – 3	5.2	5.6	6	V	
Brown-Out Threshold Voltage	$V_{BR(OUT)}$	$V_{CC} = 32\text{ V}$	2 – 3	4.45	4.8	5.15	V	
BR Pin Clamp Voltage	$V_{BR(CLAMP)}$	$V_{CC} = 32\text{ V}$	2 – 3	6	6.4	7	V	
BR Function Disabling Threshold	$V_{BR(DIS)}$	$V_{CC} = 32\text{ V}$	2 – 3	0.3	0.48	0.7	V	
OVP Threshold Voltage	$V_{CC(OVP)}$		5 – 3	26	29	32	V	
Latch Circuits Holding Current <sup>(2)</sup>	$I_{CC(LATCH)}$	$V_{CC} = 9.5\text{ V}$	5 – 3	—	700	—	$\mu\text{A}$	
Thermal Shutdown Operating Temperature	$T_{j(TSD)}$		—	135	—	—	$^{\circ}\text{C}$	
<b>MOSFET</b>								
Drain-to-Source Breakdown Voltage	$V_{DSS}$		8 – 1	650	—	—	V	A605×
				700	—	—		A606×
				800	—	—		A607×
Drain Leakage Current	$I_{DSS}$		8 – 1	—	—	300	$\mu\text{A}$	
On Resistance	$R_{DS(ON)}$	$I_{DS} = 0.4\text{ A}$	8 – 1	—	—	19.2	$\Omega$	A6079M
				—	—	6		A6059H / 69H / 69HD
				—	—	3.95		A6051M / 61H / 61HD
				—	—	2.8		A6052M / 62H / 62HD
				—	—	2.3		A6063HD
				—	—	1.9		A6053M
Switching Time	$t_f$		8 – 1	—	—	250	ns	
				—	—	400	ns	A6053M
<b>Thermal Resistance</b>								
Channel to Case Thermal Resistance <sup>(3)</sup>	$\theta_{ch-C}$		—	—	—	22	$^{\circ}\text{C/W}$	

<sup>(2)</sup> A latch circuit is a circuit operated with Overvoltage Protection function (OVP) and/or Thermal Shutdown function (TSD) in operation.

<sup>(3)</sup>  $\theta_{ch-C}$  is thermal resistance between channel and case. Case temperature ( $T_C$ ) is measured at the center of the case top surface.

3. Performance Curves

3.1 Derating Curves




Figure 3-1. SOA Temperature Derating Coefficient Curve




Figure 3-2. Avalanche Energy Derating Coefficient Curve

3.2 Ambient Temperature versus Power Dissipation Curve










Figure 3-3. Ambient Temperature Versus Power Dissipation Curve

**3.3 MOSFET Safe Operating Area Curves**

When the IC is used, the safe operating area curve should be multiplied by the temperature derating coefficient derived from Figure 3-1. The broken line in the safe operating area curve is the drain current curve limited by on-resistance.




Unless otherwise specified,  $T_A = 25\text{ }^\circ\text{C}$ , Single pulse.








3.4 Transient Thermal Resistance Curves




## STR-A6000 Series


### • STR-A6059M / 69H / 69HD



### • STR-A6079M



### • STR-A6063HD





6. Typical Application Circuit

The following drawings show circuits enabled and disabled the Brown-In/Brown-Out function.

The PCB traces D/ST pins should be as wide as possible, in order to enhance thermal dissipation.

In applications having a power supply specified such that D/ST pin has large transient surge voltages, a clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P, or a damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin.




Figure 6-1. Typical Application Circuit (enabled Brown-In/Brown-Out function, DC line detection)





Figure 6-2. Typical Application Circuit (disabled Brown-In/Brown-Out function)

# STR-A6000 Series

## 7. Package Outline

- DIP8 (The following show a representative type of DIP8.)




### NOTES:

- 1) dimensions in millimeters
- 2) Pb-free (RoHS compliant)


## 8. Marking Diagram

STR-A60××M  
STR-A60××H



Y is the last digit of the year of manufacture (0 to 9)  
M is the month of the year (1 to 9, O, N, or D)  
D is a period of days:  
1: the first 10 days of the month (1st to 10th)  
2: the second 10 days of the month (11th to 20th)  
3: the last 10–11 days of the month (21st to 31st)

STR-A60××HD



Y is the last digit of the year of manufacture (0 to 9)  
M is the month of the year (1 to 9, O, N, or D)  
D is a period of days:  
1: the first 10 days of the month (1st to 10th)  
2: the second 10 days of the month (11th to 20th)  
3: the last 10–11 days of the month (21st to 31st)

9. Operational Description

All of the parameter values used in these descriptions are typical values, unless they are specified as minimum or maximum.

Current polarities are defined as follows: current going into the IC (sinking) is positive current (+); and current coming out of the IC (sourcing) is negative current (-).

9.1 Startup Operation

Figure 9-1 shows the circuit around IC. Figure 9-2 shows the start up operation.

The IC incorporates the startup circuit. The circuit is connected to D/ST pin. When D/ST pin voltage reaches to Startup Circuit Operation Voltage  $V_{ST(ON)} = 38\text{ V}$ , the startup circuit starts operation.

During the startup process, the constant current,  $I_{STARTUP} = -2.5\text{ mA}$ , charges C2 at VCC pin. When VCC pin voltage increases to  $V_{CC(ON)} = 15.3\text{ V}$ , the control circuit starts operation.

During the IC operation, the voltage rectified the auxiliary winding voltage,  $V_D$ , of Figure 9-1 becomes a power source to the VCC pin. After switching operation begins, the startup circuit turns off automatically so that its current consumption becomes zero.

The approximate value of auxiliary winding voltage is about 15 V to 20 V, taking account of the winding turns of D winding so that VCC pin voltage becomes Equation (1) within the specification of input and output voltage variation of power supply.

$$V_{CC(BIAS)}(\text{max.}) < V_{CC} < V_{CC(OVP)}(\text{min.})$$

$$\Rightarrow 10.5\text{ (V)} < V_{CC} < 26\text{ (V)} \tag{1}$$

The oscillation start timing of IC depends on Brown-In / Brown-Out function (refer to Section 9.8).

- Without Brown-In / Brown-Out function (BR pin voltage is  $V_{BR(DIS)} = 0.48\text{ V}$  or less)  
When VCC pin voltage increases to  $V_{CC(ON)}$ , the IC starts switching operation, As shown in Figure 9-2.

The startup time of IC is determined by C2 capacitor value. The approximate startup time  $t_{START}$  (shown in Figure 9-2) is calculated as follows:

$$t_{START} = C2 \times \frac{V_{CC(ON)} - V_{CC(INT)}}{|I_{STRATUP}|} \tag{2}$$

where,

$t_{START}$  : Startup time of IC (s)  
 $V_{CC(INT)}$  : Initial voltage on VCC pin (V)

- With Brown-In / Brown-Out function  
When BR pin voltage is more than  $V_{BR(DIS)} = 0.48\text{ V}$  and less than  $V_{BR(IN)} = 5.6\text{ V}$ , the Bias Assist Function (refer to Section 9.3) is disabled. Thus, VCC pin voltage repeats increasing to  $V_{CC(ON)}$  and decreasing to  $V_{CC(OFF)}$  (shown in Figure 9-3). When BR pin voltage becomes  $V_{BR(IN)}$  or more, the IC starts switching operation.




Figure 9-1. VCC Pin Peripheral Circuit (Without Brown-In / Brown-Out)




Figure 9-2. Startup Operation (Without Brown-In / Brown-Out)




Figure 9-3. Startup Operation (With Brown-In / Brown-Out)

### 9.2 Undervoltage Lockout (UVLO)

Figure 9-4 shows the relationship of VCC pin voltage and circuit current  $I_{CC}$ . When VCC pin voltage decreases to  $V_{CC(OFF)} = 8.1\text{ V}$ , the control circuit stops operation by UVLO (Undervoltage Lockout) circuit, and reverts to the state before startup.




Figure 9-4. Relationship between VCC Pin Voltage and  $I_{CC}$

### 9.3 Bias Assist Function

Figure 9-5 shows VCC pin voltage behavior during the startup period.

After VCC pin voltage increases to  $V_{CC(ON)} = 15.3\text{ V}$  at startup, the IC starts the operation. Then circuit current increases and VCC pin voltage decreases. At the same time, the auxiliary winding voltage  $V_D$  increases in proportion to output voltage. These are all balanced to produce VCC pin voltage.




Figure 9-5. VCC Pin Voltage during Startup Period

The surge voltage is induced at output winding at turning off a power MOSFET. When the output load is light at startup, the surge voltage causes the unexpected feedback control. This results the lowering of the output power and VCC pin voltage. When the VCC pin voltage decreases to  $V_{CC(OFF)} = 8.1\text{ V}$ , the IC stops switching operation and a startup failure occurs. In order to prevent this, the Bias Assist function is activated when the VCC

pin voltage decreases to the startup current threshold biasing voltage,  $V_{CC(BIAS)} = 9.5\text{ V}$ . While the Bias Assist function is activated, any decrease of the VCC pin voltage is counteracted by providing the startup current,  $I_{STARTUP}$ , from the startup circuit. Thus, the VCC pin voltage is kept almost constant.

By the Bias Assist function, the value of C2 is allowed to be small and the startup time becomes shorter. Also, because the increase of VCC pin voltage becomes faster when the output runs with excess voltage, the response time of the OVP function becomes shorter.

It is necessary to check and adjust the startup process based on actual operation in the application, so that poor starting conditions may be avoided.

### 9.4 Constant Output Voltage Control

The IC achieves the constant voltage control of the power supply output by using the current-mode control method, which enhances the response speed and provides the stable operation.

The FB/OLP pin voltage is internally added the slope compensation at the feedback control (refer to Section 4 Functional Block Diagram), and the target voltage,  $V_{SC}$ , is generated. The IC compares the voltage,  $V_{ROCP}$ , of a current detection resistor with the target voltage,  $V_{SC}$ , by the internal FB comparator, and controls the peak value of  $V_{ROCP}$  so that it gets close to  $V_{SC}$ , as shown in Figure 9-6 and Figure 9-7.




Figure 9-6. FB/OLP Pin Peripheral Circuit




Figure 9-7. Drain Current,  $I_D$ , and FB Comparator Operation in Steady Operation

- Light load conditions  
When load conditions become lighter, the output voltage,  $V_{OUT}$ , increases. Thus, the feedback current from the error amplifier on the secondary-side also increases. The feedback current is sunk at the FB/OLP pin, transferred through a photo-coupler, PC1, and the FB/OLP pin voltage decreases. Thus,  $V_{SC}$  decreases, and the peak value of  $V_{ROCP}$  is controlled to be low, and the peak drain current of  $I_D$  decreases. This control prevents the output voltage from increasing.
- Heavy load conditions  
When load conditions become greater, the IC performs the inverse operation to that described above. Thus,  $V_{SC}$  increases and the peak drain current of  $I_D$  increases. This control prevents the output voltage from decreasing.

In the current mode control method, when the drain current waveform becomes trapezoidal in continuous operating mode, even if the peak current level set by the target voltage is constant, the on-time fluctuates based on the initial value of the drain current.

This results in the on-time fluctuating in multiples of the fundamental operating frequency as shown in Figure 9-8. This is called the subharmonics phenomenon.

In order to avoid this, the IC incorporates the Slope Compensation function. Because the target voltage is added a down-slope compensation signal, which reduces the peak drain current as the on-duty gets wider relative to the FB/OLP pin signal to compensate  $V_{SC}$ , the subharmonics phenomenon is suppressed.

Even if subharmonic oscillations occur when the IC has some excess supply being out of feedback control, such as during startup and load shorted, this does not affect performance of normal operation.




Figure 9-8. Drain Current,  $I_D$ , Waveform in Subharmonic Oscillation

### 9.5 Leading Edge Blanking Function

The IC uses the peak-current-mode control method

for the constant voltage control of output.

In peak-current-mode control method, there is a case that the power MOSFET turns off due to unexpected response of FB comparator or overcurrent protection circuit (OCP) to the steep surge current in turning on a power MOSFET.

In order to prevent this response to the surge voltage in turning-on the power MOSFET, the Leading Edge Blanking,  $t_{BW}$  (STR-A60××H for 340 ns, STR-A60××H and STR-A60××HD for 280 ns) is built-in. During  $t_{BW}$ , the OCP threshold voltage becomes about 1.7 V which is higher than the normal OCP threshold voltage (refer to Section 9.9).

### 9.6 Random Switching Function

The IC modulates its switching frequency randomly by superposing the modulating frequency on  $f_{OSC(AVG)}$  in normal operation. This function reduces the conduction noise compared to others without this function, and simplifies noise filtering of the input lines of power supply.

### 9.7 Automatic Standby Mode Function

Automatic standby mode is activated automatically when the drain current,  $I_D$ , reduces under light load conditions, at which  $I_D$  is less than 15 % to 20 % of the maximum drain current (it is in the OCP state). The operation mode becomes burst oscillation, as shown in Figure 9-9. Burst oscillation mode reduces switching losses and improves power supply efficiency because of periodic non-switching intervals.




Figure 9-9. Auto Standby Mode Timing

Generally, to improve efficiency under light load conditions, the frequency of the burst oscillation mode becomes just a few kilohertz. Because the IC suppresses the peak drain current well during burst oscillation mode, audible noises can be reduced.

If the VCC pin voltage decreases to  $V_{CC(BIAS)} = 9.5$  V during the transition to the burst oscillation mode, the Bias Assist function is activated and stabilizes the



Standby mode operation, because  $I_{STARTUP}$  is provided to the VCC pin so that the VCC pin voltage does not decrease to  $V_{CC(OFF)}$ .

However, if the Bias Assist function is always activated during steady-state operation including standby mode, the power loss increases. Therefore, the VCC pin voltage should be more than  $V_{CC(BIAS)}$ , for example, by adjusting the turns ratio of the auxiliary winding and secondary winding and/or reducing the value of R2 in Figure 10-2 (refer to Section 10.1 Peripheral Components for a detail of R2).

**9.8 Brown-In and Brown-Out Function**

This function stops switching operation when it detects low input line voltage, and thus prevents excessive input current and overheating.

This function turns on and off switching operation according to the BR pin voltage detecting the AC input voltage. When BR pin voltage becomes more than  $V_{BR(DIS)} = 0.48$  V, this function is activated.

Figure 9-10 shows waveforms of the BR pin voltage and the drain current.

Even if the IC is in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, when the AC input voltage decreases from steady-state and the BR pin voltage falls to  $V_{BR(OUT)} = 4.8$  V or less for the OLP Delay Time,  $t_{OLP} = 68$  ms, the IC stops switching operation. When the AC input voltage increases and the BR pin voltage reaches  $V_{BR(IN)} = 5.6$  V or more in the operating state that the VCC pin voltage is  $V_{CC(OFF)}$  or more, the IC starts switching operation.

In case the Brown-In and Brown-Out function is unnecessary, connect the BR pin trace to the GND pin trace so that the BR pin voltage is  $V_{BR(DIS)}$  or less.




Figure 9-10. BR Pin Voltage and Drain Current Waveforms

During burst oscillation mode, this function operates as follows:

- STR-A60××M and STR-A60××H:  
This function is disabled during switching operation stop period in burst oscillation mode. When the BR pin voltage falls to  $V_{BR(OUT)}$  or less in burst oscillation mode and the sum of switching operation period

becomes  $t_{OLP} = 68$  ms or more, the IC stops switching operation.

- STR-A60××HD:  
When the BR pin voltage falls to  $V_{BR(OUT)} = 4.8$  V or less for  $t_{OLP} = 68$  ms, the IC stops switching operation.

There are two types of detection method as follows:

**9.8.1 DC Line Detection**

Figure 9-11 shows BR pin peripheral circuit of DC line detection. There is a ripple voltage on C1 occurring at a half period of AC cycle. In order to detect each peak of the ripple voltage, the time constant of  $R_C$  and  $C_4$  should be shorter than a half period of AC cycle.

Since the cycle of the ripple voltage is shorter than  $t_{OLP}$ , the switching operation does not stop when only the bottom part of the ripple voltage becomes lower than  $V_{BR(OUT)}$ .

Thus it minimizes the influence of load conditions on the voltage detection.




Figure 9-11. DC Line Detection

The components around BR pin:

- $R_A$  and  $R_B$  are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- $R_C$  is a few hundred kilohms
- $C_4$  is 470 pF to 2200 pF for high frequency noise reduction

Neglecting the effect of both input resistance and forward voltage of rectifier diode, the reference value of  $C_1$  voltage when Brown-In and Brown-Out function is activated is calculated as follows:

$$V_{DC(OP)} = V_{BR(TH)} \times \left( 1 + \frac{R_A + R_B}{R_C} \right) \quad (3)$$

where,

$V_{DC(OP)}$  : C1 voltage when Brown-In and Brown-Out function is activated

$V_{BR(TH)}$  : Any one of threshold voltage of BR pin (see Table 9-1)

Table 9-1. BR Pin Threshold Voltage

Parameter	Symbol	Value (Typ.)
Brown-In Threshold Voltage	$V_{BR(IN)}$	5.6 V
Brown-Out Threshold Voltage	$V_{BR(OUT)}$	4.8 V

$V_{DC(OP)}$  can be expressed as the effective value of AC input voltage using Equation (4).

$$V_{AC(OP)RMS} = \frac{1}{\sqrt{2}} \times V_{DC(OP)} \quad (4)$$

$R_A$ ,  $R_B$ ,  $R_C$  and  $C4$  should be selected based on actual operation in the application.

### 9.8.2 AC Line Detection

Figure 9-12 shows BR pin peripheral circuit of AC line detection. In order to detect the AC input voltage, the time constant of  $R_C$  and  $C4$  should be longer than the period of AC cycle. Thus the response of BR pin detection becomes slow compared with the DC line detection.

This method detects the AC input voltage, and thus it minimizes the influence from load conditions. Also, this method is free of influence from  $C1$  charging and discharging time, the latch mode can be released quickly\*




Figure 9-12. AC Line Detection

#### \* High-Speed Latch Release

When Overvoltage Protection function (OVP) or Thermal Shutdown function (TSD) are activated, the IC stops switching operation in latch mode. Releasing the latch mode is done by decreasing the VCC pin voltage below  $V_{CC(OFF)}$  or by decreasing the BR pin voltage below  $V_{BR(OUT)}$ .

In case of the DC line detection or without Brown-in / Brown-Out function, the release time depends on discharge time of  $C1$  and takes longer time until VCC pin voltage decreases to release voltage.

In case of the AC line detection, BR pin voltage is decreased quickly when AC input voltage,  $V_{AC}$ , is turned off, and thus the latch mode is quickly released.

The components around BR pin:

- $R_A$  and  $R_B$  are a few megohms. Because of high voltage applied and high resistance, it is recommended to select a resistor designed against electromigration or use a combination of resistors in series for that to reduce each applied voltage, according to the requirement of the application.
- $R_C$  is a few hundred kilohms
- $R_S$  must be adjusted so that the BR pin voltage is more than  $V_{BR(DIS)} = 0.48$  V when the VCC pin voltage is  $V_{CC(OFF)} = 8.1$  V
- $C4$  is 0.22  $\mu$ F to 1  $\mu$ F for averaging AC input voltage and high frequency noise reduction.

Neglecting the effect of input resistance is zero, the reference effective value of AC input voltage when Brown-In and Brown-Out function is activated is calculated as follows:

$$V_{AC(OP)RMS} = \frac{\pi}{\sqrt{2}} \times V_{BR(TH)} \times \left( 1 + \frac{R_A + R_B}{R_C} \right) \quad (5)$$

where,

$V_{AC(OP)RMS}$  :The effective value of AC input voltage when Brown-In and Brown-Out function is activated

$V_{BR(TH)}$  :Any one of threshold voltage of BR pin (see Table 9-1)

$R_A$ ,  $R_B$ ,  $R_C$  and  $C4$  should be selected based on actual operation in the application.

9.9 Overcurrent Protection Function (OCP)

Overcurrent Protection Function (OCP) detects each drain peak current level of a power MOSFET on pulse-by-pulse basis, and limits the output power when the current level reaches to OCP threshold voltage.

During Leading Edge Blanking Time, the operation of OCP is different depending on the products as follows.

- STR-A60××HD:  
During Leading Edge Blanking Time, the OCP threshold voltage becomes  $V_{OCP(LEB)} = 1.55\text{ V}$  which is higher than the normal OCP threshold voltage as shown in Figure 9-13. Changing to this threshold voltage prevents the IC from responding to the surge voltage in turning-on the power MOSFET. This function operates as protection at the condition such as output windings shorted or unusual withstand voltage of secondary-side rectifier diodes.
- STR-A60××M and STR-A60××H:  
OCP is disabled during Leading Edge Blanking Time.

When power MOSFET turns on, the surge voltage width of S/OCP pin should be less than  $t_{BW}$ , as shown in Figure 9-13. In order to prevent surge voltage, pay extra attention to  $R_{OCP}$  trace layout (refer to Section 10.2).

In addition, if a C (RC) damper snubber of Figure 9-14 is used, reduce the capacitor value of damper snubber.




Figure 9-13. S/OCP Pin Voltage




Figure 9-14. Damper Snubber

< Input Compensation Function >

ICs with PWM control usually have some propagation delay time. The steeper the slope of the actual drain current at a high AC input voltage is, the larger the detection voltage of actual drain peak current is, compared to  $V_{OCP}$ . Thus, the peak current has some variation depending on the AC input voltage in OCP state. In order to reduce the variation of peak current in OCP state, the IC incorporates a built-in Input Compensation function.

The Input Compensation Function is the function of correction of OCP threshold voltage depending with AC input voltage, as shown in Figure 9-15. When AC input voltage is low (ON Duty is broad), the OCP threshold voltage is controlled to become high. The difference of peak drain current become small compared with the case where the AC input voltage is high (ON Duty is narrow). The compensation signal depends on ON Duty. The relation between the ON Duty and the OCP threshold voltage after compensation  $V_{OCP}'$  is expressed as Equation (6). When ON Duty is broader than 36 %, the  $V_{OCP}'$  becomes a constant value  $V_{OCP(H)} = 0.9\text{ V}$




Figure 9-15. Relationship between ON Duty and Drain Current Limit after Compensation

$$\begin{aligned}
 V_{OCP}' &= V_{OCP(L)} + DPC \times ONTime \\
 &= V_{OCP(L)} + DPC \times \frac{ONDuty}{f_{OSC(AVG)}} \quad (6)
 \end{aligned}$$

where,  
 $V_{OCP(L)}$ : OCP Threshold Voltage at Zero ON Duty  
 DPC: OCP Compensation Coefficient  
 ONTime: On-time of power MOSFET  
 ONDuty: On duty of power MOSFET  
 $f_{OSC(AVG)}$ : Average PWM Switching Frequency

9.10 Overload Protection Function (OLP)

Figure 9-16 shows the FB/OLP pin peripheral circuit, and Figure 9-17 shows each waveform for OLP operation. When the peak drain current of  $I_D$  is limited by OCP operation, the output voltage,  $V_{OUT}$ , decreases and the feedback current from the secondary photo-coupler becomes zero. Thus, the feedback current,  $I_{FB}$ , charges C3 connected to the FB/OLP pin and the FB/OLP pin voltage increases. When the FB/OLP pin voltage increases to  $V_{FB(OLP)} = 8.1$  V or more for the OLP delay time,  $t_{OLP} = 68$  ms or more, the OLP function is activated, the IC stops switching operation.

During OLP operation, Bias Assist Function is disabled. Thus, VCC pin voltage decreases to  $V_{CC(OFF)}$ , the control circuit stops operation. After that, the IC reverts to the initial state by UVLO circuit, and the IC starts operation when VCC pin voltage increases to  $V_{CC(ON)}$  by startup current. Thus the intermittent operation by UVLO is repeated in OLP state.

This intermittent operation reduces the stress of parts such as power MOSFET and secondary side rectifier diode. In addition, this operation reduces power consumption because the switching period in this intermittent operation is short compared with oscillation stop period. When the abnormal condition is removed, the IC returns to normal operation automatically.




Figure 9-16. FB/OLP Pin Peripheral Circuit




Figure 9-17. OLP Operational Waveforms

9.11 Overvoltage Protection (OVP)

When a voltage between VCC pin and GND pin increases to  $V_{CC(OVP)} = 29$  V or more, OVP function is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the bias assist function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ , or by dropping the BR pin voltage below  $V_{BR(OUT)}$ .

In case the VCC pin voltage is provided by using auxiliary winding of transformer, the overvoltage conditions such as output voltage detection circuit open can be detected because the VCC pin voltage is proportional to output voltage. The approximate value of output voltage  $V_{OUT(OVP)}$  in OVP condition is calculated by using Equation (7).

$$V_{OUT(OVP)} = \frac{V_{OUT(NORMAL)}}{V_{CC(NORMAL)}} \times 29 \text{ (V)} \tag{7}$$

where,

$V_{OUT(NORMAL)}$ : Output voltage in normal operation  
 $V_{CC(NORMAL)}$ : VCC pin voltage in normal operation

9.12 Thermal Shutdown Function (TSD)

When the temperature of control circuit increases to  $T_{j(TSD)} = 135$  °C (min.) or more, Thermal Shutdown function (TSD) is activated, the IC stops switching operation at the latched state. In order to keep the latched state, when VCC pin voltage decreases to  $V_{CC(BIAS)}$ , the bias assist function is activated and VCC pin voltage is kept to over the  $V_{CC(OFF)}$ .

Releasing the latched state is done by turning off the input voltage and by dropping the VCC pin voltage below  $V_{CC(OFF)}$ , or by dropping the BR pin voltage below  $V_{BR(OUT)}$ .

10. Design Notes

10.1 External Components

Take care to use properly rated, including derating as necessary and proper type of components.




Figure 10-1. The IC Peripheral Circuit

• Input and Output Electrolytic Capacitor

Apply proper derating to ripple current, voltage, and temperature rise. Use of high ripple current and low impedance types, designed for switch mode power supplies, is recommended.

• S/OCP Pin Peripheral Circuit

In Figure 10-1,  $R_{OCP}$  is the resistor for the current detection. A high frequency switching current flows to  $R_{OCP}$ , and may cause poor operation if a high inductance resistor is used. Choose a low inductance and high surge-tolerant type.

• BR pin peripheral circuit

Because  $R_A$  and  $R_B$  (see Figure 10-1) are applied high voltage and are high resistance, the following should be considered according to the requirement of the application:

- Select a resistor designed against electromigration, or
- Use a combination of resistors in series for that to reduce each applied voltage

See the section 9.8 about the AC input voltage detection function and the components around BR pin. When the detection resistor ( $R_A$ ,  $R_B$ ,  $R_C$ ) value is decreased and the  $C4$  value is increased to prevent unstable operation resulting from noise at the BR pin, pay attention to the low efficiency and the slow response of BR pin.

• FB/OLP Pin Peripheral Circuit

$C3$  is for high frequency noise reduction and phase compensation, and should be connected close to these pins. The value of  $C3$  is recommended to be about 2200 pF to 0.01 $\mu$ F, and should be selected based on actual operation in the application.

• VCC Pin Peripheral Circuit

The value of  $C2$  in Figure 10-1 is generally recommended to be 10 $\mu$  to 47 $\mu$ F (refer to Section 9.1 Startup Operation, because the startup time is determined by the value of  $C2$ ).

In actual power supply circuits, there are cases in which the VCC pin voltage fluctuates in proportion to the output current,  $I_{OUT}$  (see Figure 10-2), and the Overvoltage Protection function (OVP) on the VCC pin may be activated. This happens because  $C2$  is charged to a peak voltage on the auxiliary winding D, which is caused by the transient surge voltage coupled from the primary winding when the power MOSFET turns off.

For alleviating  $C2$  peak charging, it is effective to add some value  $R2$ , of several tenths of ohms to several ohms, in series with  $D2$  (see Figure 10-1). The optimal value of  $R2$  should be determined using a transformer matching what will be used in the actual application, because the variation of the auxiliary winding voltage is affected by the transformer structural design.




Figure 10-2. Variation of VCC Pin Voltage and Power

• Snubber Circuit

In case the surge voltage of  $V_{DS}$  is large, the circuit should be added as follows (see Figure 10-1);

- A clamp snubber circuit of a capacitor-resistor-diode (CRD) combination should be added on the primary winding P.
- A damper snubber circuit of a capacitor (C) or a resistor-capacitor (RC) combination should be added between the D/ST pin and the S/OCP pin. In case the damper snubber circuit is added, this components should be connected near D/ST pin and S/OCP pin.



• **Peripheral circuit of secondary side shunt regulator**

Figure 10-3 shows the secondary side detection circuit with the standard shunt regulator IC (U51). C52 and R53 are for phase compensation. The value of C52 and R53 are recommended to be around 0.047μF to 0.47μF and 4.7 kΩ to 470 kΩ, respectively. They should be selected based on actual operation in the application.




Figure 10-3. Peripheral Circuit of Secondary Side Shunt Regulator (U51)

• **Transformer**

Apply proper design margin to core temperature rise by core loss and copper loss.

Because the switching currents contain high frequency currents, the skin effect may become a consideration.

Choose a suitable wire gauge in consideration of the RMS current and a current density of 4 to 6 A/mm<sup>2</sup>.

If measures to further reduce temperature are still necessary, the following should be considered to increase the total surface area of the wiring:

- Increase the number of wires in parallel.
- Use litz wires.
- Thicken the wire gauge.

In the following cases, the surge of VCC pin voltage becomes high.

- The surge voltage of primary main winding, P, is high (low output voltage and high output current power supply designs)
- The winding structure of auxiliary winding, D, is susceptible to the noise of winding P.

When the surge voltage of winding D is high, the VCC pin voltage increases and the Overvoltage Protection function (OVP) may be activated. In transformer design, the following should be considered;

- The coupling of the winding P and the secondary output winding S should be maximized to reduce the leakage inductance.
- The coupling of the winding D and the winding S should be maximized.
- The coupling of the winding D and the winding P should be minimized.

In the case of multi-output power supply, the coupling of the secondary-side stabilized output winding, S1, and the others (S2, S3...) should be maximized to improve the line-regulation of those outputs.

Figure 10-4 shows the winding structural examples of two outputs.

Winding structural example (a):


S1 is sandwiched between P1 and P2 to maximize the coupling of them for surge reduction of P1 and P2.

D is placed far from P1 and P2 to minimize the coupling to the primary for the surge reduction of D.


Winding structural example (b)

P1 and P2 are placed close to S1 to maximize the coupling of S1 for surge reduction of P1 and P2.

D and S2 are sandwiched by S1 to maximize the coupling of D and S1, and that of S1 and S2. This structure reduces the surge of D, and improves the line-regulation of outputs.



Winding structural example (a)



Winding structural example (b)

Figure 10-4. Winding Structural Examples

**10.2 PCB Trace Layout and Component Placement**

Since the PCB circuit trace design and the component layout significantly affects operation, EMI noise, and power dissipation, the high frequency PCB trace should be low impedance with small loop and wide trace.

## STR-A6000 Series

In addition, the ground traces affect radiated EMI noise, and wide, short traces should be taken into account.

Figure 10-5 shows the circuit design example.

### (1) Main Circuit Trace Layout

This is the main trace containing switching currents, and thus it should be as wide trace and small loop as possible.

If C1 and the IC are distant from each other, placing a capacitor such as film capacitor (about 0.1  $\mu\text{F}$  and with proper voltage rating) close to the transformer or the IC is recommended to reduce impedance of the high frequency current loop.

### (2) Control Ground Trace Layout

Since the operation of IC may be affected from the large current of the main trace that flows in control ground trace, the control ground trace should be separated from main trace and connected at a single point grounding of point A in Figure 10-5 as close to the  $R_{\text{OCP}}$  pin as possible.

### (3) VCC Trace Layout

This is the trace for supplying power to the IC, and thus it should be as small loop as possible. If C2 and the IC are distant from each other, placing a capacitor such as film capacitor  $C_f$  (about 0.1  $\mu\text{F}$  to 1.0  $\mu\text{F}$ ) close to the VCC pin and the GND pin is recommended.

### (4) $R_{\text{OCP}}$ Trace Layout

$R_{\text{OCP}}$  should be placed as close as possible to the S/OCP pin. The connection between the power ground of the main trace and the IC ground should be at a single point ground (point A in Figure 10-5) which is close to the base of  $R_{\text{OCP}}$ .

### (5) Peripheral components of the IC

The components for control connected to the IC should be placed as close as possible to the IC, and should be connected as short as possible to the each pin.

### (6) Secondary Rectifier Smoothing Circuit Trace Layout:

This is the trace of the rectifier smoothing loop, carrying the switching current, and thus it should be as wide trace and small loop as possible. If this trace is thin and long, inductance resulting from the loop may increase surge voltage at turning off the power MOSFET. Proper rectifier smoothing trace layout helps to increase margin against the power MOSFET breakdown voltage, and reduces stress on the clamp snubber circuit and losses in it.

### (7) Thermal Considerations

Because the power MOSFET has a positive thermal coefficient of  $R_{\text{DS(ON)}}$ , consider it in thermal design. Since the copper area under the IC and the D/ST pin trace act as a heatsink, its traces should be as wide as possible.




Figure 10-5. Peripheral Circuit Example Around the IC

### 11. Pattern Layout Example

The following show the PCB pattern layout example and the schematic of circuit using STR-A6000 series.

The above circuit symbols correspond to these of Figure 11-1. Only the parts in the schematic are used. Other parts in PCB are leaved open.




Figure 11-1. PCB Circuit Trace Layout Example




Figure 11-2. Circuit Schematic for PCB Circuit Trace Layout




## 12. Reference Design of Power Supply

As an example, the following show the power supply specification, the circuit schematic, the bill of materials, and the transformer specification.

### ● Power Supply Specification

IC	STR-A6059H
Input voltage	AC85V to AC265V
Maximum output power	7.5W
Output voltage	5V
Output current	1.5A (max.)

### ● Circuit Schematic



### ● Bill of Materials

Symbol	Part Type	Ratings <sup>(1)</sup>	Recommended Sanken Parts	Symbol	Part Type	Ratings <sup>(1)</sup>	Recommended Sanken Parts
F1	Fuse	AC250V, 3A		R4 <sup>(3)</sup>	Metal oxide	330kΩ, 1W	
L1 <sup>(2)</sup>	CM inductor	3.3mH		R7	General	330kΩ	
L2 <sup>(2)</sup>	Inductor	470μH		R8 <sup>(3)</sup>	General	2.2MΩ	
TH1 <sup>(2)</sup>	NTC thermistor	Short		R9 <sup>(3)</sup>	General	2.2MΩ	
D1	General	600V, 1A	EM01A	PC1	Photo-coupler	PC123 or equiv	
D2	General	600V, 1A	EM01A	U1	IC	—	STR-A6059H
D3	General	600V, 1A	EM01A	T1	Transformer	See the specification	
D4	General	600V, 1A	EM01A	L51	Inductor	5μH	
D5	Fast recovery	1000V, 0.5A	EG01C	D51	Schottky	90V, 4A	FMB-G19L
D6	Fast recovery	200V, 1A	AL01Z	C51	Electrolytic	680μF, 10V	
C1 <sup>(2)</sup>	Film, X2	0.047μF, 275V		C52 <sup>(2)</sup>	Ceramic	0.1μF, 50V	
C2	Electrolytic	10μF, 400V		C53	Electrolytic	330μF, 10V	
C3	Electrolytic	10μF, 400V		C55 <sup>(2)</sup>	Ceramic	1000pF, 1kV	
C4	Ceramic	1000pF, 630V		R51	General	220Ω	
C5	Electrolytic	22μF, 50V		R52	General	1.5kΩ	
C6 <sup>(2)</sup>	Ceramic	0.01μF		R53 <sup>(2)</sup>	General	22kΩ	
C7 <sup>(2)</sup>	Ceramic	1000pF		R54	General, 1%	Short	
C8 <sup>(2)</sup>	Ceramic	Open		R55	General, 1%	10kΩ	
C9	Ceramic, Y1	2200pF, 250V		R56	General, 1%	10kΩ	
R1 <sup>(2)</sup>	General	Open		R57	General	Open	
R2 <sup>(2)</sup>	General	4.7Ω		U51	Shunt regulator	V <sub>REF</sub> =2.5V TL431 or equiv	
R3	General	1.5Ω, 1/2W					

<sup>(1)</sup> Unless otherwise specified, the voltage rating of capacitor is 50 V or less and the power rating of resistor is 1/8 W or less.

<sup>(2)</sup> It is necessary to be adjusted based on actual operation in the application.


<sup>(3)</sup> Resistors applied high DC voltage and of high resistance are recommended to select resistors designed against electromigration or use combinations of resistors in series for that to reduce each applied voltage, according to the requirement of the application.

## STR-A6000 Series


- Transformer Specification

- Primary Inductance,  $L_p$  : 704  $\mu$ H
- Core Size : EI-16
- Al-value : 132 nH/N<sup>2</sup> (Center gap of about 0.26 mm)
- Winding Specification

Winding	Symbol	Number of Turns (T)	Wire Diameter (mm)	Construction
Primary Winding	P1	73	2UEW- $\phi$ 0.18	Two-layer, solenoid winding
Auxiliary Winding	D	17	2UEW- $\phi$ 0.18 $\times$ 2	Single-layer, solenoid winding
Output Winding 1	S1	6	TEX- $\phi$ 0.3 $\times$ 2	Single-layer, solenoid winding
Output Winding 2	S2	6	TEX- $\phi$ 0.3 $\times$ 2	Single-layer, solenoid winding



Cross-section view



● : Start at this pin

### Important Notes

- All data, illustrations, graphs, tables and any other information included in this document as to Sanken's products listed herein (the "Sanken Products") are current as of the date this document is issued. All contents in this document are subject to any change without notice due to improvement of the Sanken Products, etc. Please make sure to confirm with a Sanken sales representative that the contents set forth in this document reflect the latest revisions before use.
- The Sanken Products are intended for use as components of general purpose electronic equipment or apparatus (such as home appliances, office equipment, telecommunication equipment, measuring equipment, etc.). Prior to use of the Sanken Products, please put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken. When considering use of the Sanken Products for any applications that require higher reliability (such as transportation equipment and its control systems, traffic signal control systems or equipment, disaster/crime alarm systems, various safety devices, etc.), you must contact a Sanken sales representative to discuss the suitability of such use and put your signature, or affix your name and seal, on the specification documents of the Sanken Products and return them to Sanken, prior to the use of the Sanken Products. The Sanken Products are not intended for use in any applications that require extremely high reliability such as: aerospace equipment; nuclear power control systems; and medical equipment or systems, whose failure or malfunction may result in death or serious injury to people, i.e., medical devices in Class III or a higher class as defined by relevant laws of Japan (collectively, the "Specific Applications"). Sanken assumes no liability or responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, resulting from the use of the Sanken Products in the Specific Applications or in manner not in compliance with the instructions set forth herein.
- In the event of using the Sanken Products by either (i) combining other products or materials therewith or (ii) physically, chemically or otherwise processing or treating the same, you must duly consider all possible risks that may result from all such uses in advance and proceed therewith at your own responsibility.
- Although Sanken is making efforts to enhance the quality and reliability of its products, it is impossible to completely avoid the occurrence of any failure or defect in semiconductor products at a certain rate. You must take, at your own responsibility, preventative measures including using a sufficient safety design and confirming safety of any equipment or systems in/for which the Sanken Products are used, upon due consideration of a failure occurrence rate or derating, etc., in order not to cause any human injury or death, fire accident or social harm which may result from any failure or malfunction of the Sanken Products. Please refer to the relevant specification documents and Sanken's official website in relation to derating.
- No anti-radioactive ray design has been adopted for the Sanken Products.
- No contents in this document can be transcribed or copied without Sanken's prior written consent.
- The circuit constant, operation examples, circuit examples, pattern layout examples, design examples, recommended examples, all information and evaluation results based thereon, etc., described in this document are presented for the sole purpose of reference of use of the Sanken Products and Sanken assumes no responsibility whatsoever for any and all damages and losses that may be suffered by you, users or any third party, or any possible infringement of any and all property rights including intellectual property rights and any other rights of you, users or any third party, resulting from the foregoing.
- All technical information described in this document (the "Technical Information") is presented for the sole purpose of reference of use of the Sanken Products and no license, express, implied or otherwise, is granted hereby under any intellectual property rights or any other rights of Sanken.
- Unless otherwise agreed in writing between Sanken and you, Sanken makes no warranty of any kind, whether express or implied, including, without limitation, any warranty (i) as to the quality or performance of the Sanken Products (such as implied warranty of merchantability, or implied warranty of fitness for a particular purpose or special environment), (ii) that any Sanken Product is delivered free of claims of third parties by way of infringement or the like, (iii) that may arise from course of performance, course of dealing or usage of trade, and (iv) as to any information contained in this document (including its accuracy, usefulness, or reliability).
- In the event of using the Sanken Products, you must use the same after carefully examining all applicable environmental laws and regulations that regulate the inclusion or use of any particular controlled substances, including, but not limited to, the EU RoHS Directive, so as to be in strict compliance with such applicable laws and regulations.
- You must not use the Sanken Products or the Technical Information for the purpose of any military applications or use, including but not limited to the development of weapons of mass destruction. In the event of exporting the Sanken Products or the Technical Information, or providing them for non-residents, you must comply with all applicable export control laws and regulations in each country including the U.S. Export Administration Regulations (EAR) and the Foreign Exchange and Foreign Trade Act of Japan, and follow the procedures required by such applicable laws and regulations.
- Sanken assumes no responsibility for any troubles, which may occur during the transportation of the Sanken Products including the falling thereof, out of Sanken's distribution network.
- Although Sanken has prepared this document with its due care to pursue the accuracy thereof, Sanken does not warrant that it is error free and Sanken assumes no liability whatsoever for any and all damages and losses which may be suffered by you resulting from any possible errors or omissions in connection with the contents included herein.
- Please refer to the relevant specification documents in relation to particular precautions when using the Sanken Products, and refer to our official website in relation to general instructions and directions for using the Sanken Products.
- All rights and title in and to any specific trademark or tradename belong to Sanken or such original right holder(s).

DSGN-CEZ-16002